

Quantum Computing on Silicon an academic POV

Matias Urdampilleta
Institut Néel
CNRS, Grenoble, France
matias.Urdampilleta@neel.cnrs.fr



September 14-18, 2020




- Why silicon?
- Quantum toolbox for silicon qubit
- Perspectives for large scale




- Why silicon?
- Quantum toolbox for silicon qubit
- Perspectives for large scale



Quantum coherence



Quantum coherence in silicon



Quantum coherence in silicon




PHYSICAL REVIEW B 68, 193207 (2003)

Electron spin relaxation times of phosphorus donors in silicon

A. M. Tyryshkin,¹ S. A. Lyon,^{1,*} A. V. Astashkin,² and A. M. Raitsimring²
¹Department of Electrical Engineering, Princeton University, Princeton, New Jersey 08544, USA

²Department of Chemistry, University of Arizona, Tucson, Arizona 85721, USA

(Received 6 August 2003; published 20 November 2003)




Isotopic purification: ^{28}Si



Electron spin coherence exceeding seconds in high-purity silicon


Alexei M. Tyryshkin¹, Shinichi Tojo², John J. L. Morton³, Helge Riemann⁴, Nikolai V. Abrosimov⁴, Peter Becker⁵, Hans-Joachim Pohl⁶, Thomas Schenkel⁷, Michael L. W. Thewalt⁸, Kohei M. Itoh² and S. A. Lyon^{1*}




^{28}Si	(92.2%)	S=0
^{29}Si	(4.7%)	S=1/2
^{30}Si	(3.1%)	S=0




Isotopic purification: ^{28}Si



Silicon catching up state of the art




Exploiting microelectronic potential




Different Si platforms

Planar MOS




UNSW, Sandia, ...

Si/SiGe



Princeton U., RIKEN, TU Delft, ...

Fin-FET



Intel - TU Delft




Grenoble nanoelectronics ecosystem




FD-SOI based devices

- 300mm SOI wafers
 $T_{Si}/T_{Box} = 12\text{nm}/145\text{nm}$
- Active mesa patterning
- Thermal oxidation
- High-k/MG stack dep. & patterning
1.9nm HfO₂/5nm TiN/50nm Poly Si
64nm pitch
- 1st spacer
25nm SiN
- Raised S/D epi
18nm Si
- LDD implant and anneal
- 2nd spacer
- HDD implant and anneal
- Salicide and BEOL




FD-SOI based devices

- 300mm SOI wafers
 $T_{Si}/T_{Box} = 12\text{nm}/145\text{nm}$
- Active mesa patterning
- Thermal oxidation
- High-k/MG stack dep. & patterning
1.9nm HfO₂/5nm TiN/50nm Poly Si
64nm pitch
- 1st spacer
25nm SiN
- Raised S/D epi
18nm Si
- LDD implant and anneal
- 2nd spacer
- HDD implant and anneal
- Salicide and BEOL



Wrap-Around Gate




**Wide Spacers over
thin,
undoped SOI**



- Why silicon?
- Quantum toolbox for silicon qubit
- Perspectives for large scale





From transistors...



- At high temperature:
 - Carriers have significant thermal energy
 - Diffusion over the S/channel barrier when V_G is turned ON
 - Continuous flow of carriers accelerated by large V_{DS}







... to quantum dots




- At low temperature:
 - Wide spacers and small L_G lead to forming a well between two barriers
 - Carriers have no thermal energy and have to tunnel through
 - Energy states are quantized in the well
 - Small V_{DS} to scan precisely the resolved quantum states




Trapping a single charge



Artificial atom




"Artificial atom"





Spin $S = \pm 1/2$



Applying a static magnetic field B , two-level spin qubit:






Double quantum dot



How to detect a single charge?






How to detect a single charge?



$$\Delta\phi \propto \chi_c = \frac{dQ}{dE}$$




How to detect a single charge?





$$\Delta\phi \propto \chi_c = \frac{dQ}{dE}$$



How to detect a single spin?



How to detect a single spin?





Urdampilleta et al., Nature Nano (2019)



How to manipulate a single spin?




Single Qbit rotation



How to manipulate a single spin?

Single Qbit rotation



$$\begin{array}{c} X \\ \hline \end{array} \quad |\varphi_1\rangle$$



Crippa et al., Nature Commun. (2019)



How to realize a two-qubit gate?



A Two-qubit quantum processor in silicon
Watson et al., Nature 2018 (TuDelft Si/SiGe)



- Why silicon?
- Quantum toolbox for silicon qubit
- Perspectives for large scale



Toward a scalable platform



**few
qubits**

Challenges:



- Variability
- Integration and large-scale control

scalable (fault-tolerant) quantum processor





How to integrate sensors and qubits?

GRENOBLE 2020
ESSDERC
ESSCIRC




How to integrate sensors and qubits?

GRENOBLE 2020
ESSDERC
ESSCIRC




A 3D architecture



A 3D architecture

Patent Meunier, De Franceschi, Vinet, Hutin (2017)




Technological challenge:


- Vertical tunneling for readout
- Multiplexing control and readout
- Quantum-classical interface




Challenge: vertical tunneling



Si vias to interconnect the layers



3D CMOS
Nanoscale integration
L. Brunet, VLSI (2017)
LETI





Lateral tunnel coupling
(experiment & simulation)
De Franceschi, IEDM (2016)





Challenge: line-column addressing

- Qubit layers + control layer
- For N^2 qubits: key points
 - $\Theta(N)$ controlled lines
 - Loading and read-out
 - 3D technology allow integrating all quantum functionalities in $(0.1\mu\text{m})^3$
- For N^2 qubits: challenges
 - Variability
 - Operation selectivity



Challenge: cryo-electronic





Exploiting cryo-CMOS

Bohuslavskyi et al, SNW (2017)
Reilly, NPJ Quantum Info(2015)



Conclusion

- Silicon is a promising platform for QC due to low decoherence and microelectronic potential
- We can fabricate readout and manipulate spin qubit in silicon
- Strong potential for large scale integration



Quantum Silicon Grenoble group



European Research Council
Established by the European Commission



Quantum Engineering
Univ. Grenoble Alpes



Matias Urdampilleta

39

